



United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
09/352,959	07/14/1999	PAUL W. CAMPBELL	0100.9900940	2833	
23418	7590 12/09/2003	EXAMINER			
	RICE KAUFMAN & KA	VITAL, PIERRE M			
222 N. LASA CHICAGO, I	LLE STREET I 60601	ART UNIT	PAPER NUMBER		
cincitae, i			2188	111	
			DATE MAIL ED: 12/09/2003		

Please find below and/or attached an Office communication concerning this application or proceeding.

					Q		
•		Application	on No.	Applicant(s)			
Office Action Summary		09/352,95	59	CAMPBELL, PAUL W.			
		Examiner		Art Unit			
		Pierre M.	Vital	2188			
Period fo	The MAILING DATE of this communication ap or Reply	pears on the	cover sheet with the o	correspondence addres	S		
THE - Exte after - If the - If NO - Failt - Any	ORTENED STATUTORY PERIOD FOR REPL MAILING DATE OF THIS COMMUNICATION. Insions of time may be available under the provisions of 37 CFR 1. SIX (6) MONTHS from the mailing date of this communication. It is period for reply specified above is less than thirty (30) days, a reput of the provision of the period for reply is specified above, the maximum statutory period are to reply within the set or extended period for reply will, by statuting reply received by the Office later than three months after the mailing ed patent term adjustment. See 37 CFR 1.704(b).	136(a). In no evo bly within the stat will apply and wi e, cause the app	ent, however, may a reply be tinutory minimum of thirty (30) day ill expire SIX (6) MONTHS from lication to become ABANDONE	nely filed s will be considered timely. the mailing date of this commur (D) (35 U.S.C. § 133).	nication.		
1)⊠	Responsive to communication(s) filed on 17 C	October 200	<u>3</u> .				
2a)⊠	This action is FINAL . 2b) ☐ This	action is no	on-final.				
3)□	Since this application is in condition for allowardosed in accordance with the practice under a				rits is		
Disposit	ion of Claims						
4)⊠	Claim(s) <u>1,6-12 and 17-22</u> is/are pending in th	ne applicatio	n.				
	4a) Of the above claim(s) is/are withdra	wn from co	nsideration.				
5)🛛	☑ Claim(s) <u>1,6,12 and 17</u> is/are allowed.						
6)⊠	Claim(s) 7-11 and 18-22 is/are rejected.						
7)	Claim(s) is/are objected to.						
8)[Claim(s) are subject to restriction and/o	or election re	equirement.				
Applicat	ion Papers						
9)[The specification is objected to by the Examine	er.					
10)⊠	The drawing(s) filed on 14 July 1999 is/are: a)	⊠ accepte	d or b)☐ objected to t	y the Examiner.			
	Applicant may not request that any objection to the	drawing(s) b	e held in abeyance. See	e 37 CFR 1.85(a).			
	Replacement drawing sheet(s) including the correct	tion is requir	ed if the drawing(s) is ob	jected to. See 37 CFR 1.	121(d).		
11)	The oath or declaration is objected to by the E	xaminer. No	ote the attached Office	Action or form PTO-18	52.		
Priority (under 35 U.S.C. §§ 119 and 120						
* \$ 13)	Acknowledgment is made of a claim for foreig All b) Some * c) None of: 1. Certified copies of the priority document 2. Certified copies of the priority document 3. Copies of the certified copies of the priority document application from the International Burea See the attached detailed Office action for a list Acknowledgment is made of a claim for domest ince a specific reference was included in the fir 7 CFR 1.78. Acknowledgment is made of a claim for domest eference was included in the first sentence of the	ts have bee ts have bee ority docume tu (PCT Rule t of the certi tic priority un est sentence ovisional ap	n received. n received in Applications have been received in 17.2(a)). fied copies not received and 18.5.C. § 119(a) of the specification or plication has been received as 5.5.C. §§ 120	on No ed in this National Stag ed. e) (to a provisional app in an Application Data eived. and/or 121 since a spe	lication) a Sheet. ecific		
Attachmen							
2) 🔲 Notic	ce of References Cited (PTO-892) ce of Draftsperson's Patent Drawing Review (PTO-948) mation Disclosure Statement(s) (PTO-1449) Paper No(s) _	·		(PTO-413) Paper No(s) atent Application (PTO-152)			

Art Unit: 2188

DETAILED ACTION

Page 2

Response to Amendment

1. This Office Action is in response to applicant's communication filed October 17, 2003 in response to PTO Office Action mailed July 18, 2003. The Applicant's remarks and amendments to the claims and/or the specification were considered with the results that follow.

- 2. Claims 1, 6-12 and 17-22 have been presented for examination in this application. In response to the last Office Action, no claims have been amended. No claims have been canceled or added. As a result, claims 1, 6-12 and 17-22 are now pending in this application.
- 3. The rejection of claims 7-11 and 18-22 as in the Office Action mailed July 18, 2003 (Paper No. 9) is respectfully maintained and reiterated below for applicant's convenience.

Claim Rejections - 35 USC § 103

- 4. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 5. Claims 7 and 18 are rejected under 35 U.S.C. 103(a) as being unpatentable over Nakatsuka et al (US6,433,782) and Bogin et al. (US6,192,455).

Art Unit: 2188

As per claims 7 and 18, Nakatsuka discloses a processing module [abstract, line 2]; and memory operably coupled to the processing module, wherein the memory stores operational instructions that cause the processing module to [abstract, lines 2-3]; (a) translate a virtual address into an address [logical address translated to physical address; col. 9, lines 5-8]; (b) determine whether the address corresponds to translation memory space [determining which regions the data accessed by the processor belongs; col. 9, lines 13-16]; (d) translate the address into another address when the address corresponds to translation memory space; (e) caching the another address in the translation look aside [logical address is converted to physical address corresponding to graphics address by address converter unit; col. 8, line 66 – col. 9, line 39].

However, Nakatsuka does not specifically teach translating a virtual address into an address and caching the address and the another address in a translation look aside table when the address corresponds to the translation memory space as recited in the claims.

Bogin discloses translating a virtual address into an address [translation table 143 has virtual to main memory address translation; col. 2, lines 46-49; col. 4, lines 5-8] and caching the address [GTLB 141 is a cache buffer of translation table 143; col. 4, lines 46-51]; and also caching another address in the same translation look aside table when the address corresponds to the translation memory space [AGP maps into physical address of main memory 145 which maps into physical address space of system memory 132; col. 4, lines 2-8; GTLB 141 has address references from the AGP memory 127 to a corresponding address in main memory 145 of system memory 132; col. 4, lines 46-51].

Art Unit: 2188

It would have been obvious to one of ordinary skill in the art, having the teachings of Nakatsuka and Bogin before him at the time the invention was made to modify the system of Nakatsuka to include translating a virtual address into an address and caching the address and also caching another address in the same translation look aside table when the address corresponds to the translation memory space because it would have provided faster graphics data processing by allowing the operating system to provide a continuous block of AGP memory and references from the AGP memory that points to various locations in main memory to the graphics device [col. 4, lines 13-16, 24-27] as taught by Bogin.

6. Claims 8-11 and 19-22 are rejected under 35 U.S.C. 103(a) as being unpatentable over Nakatsuka et al (US6,433,782) and Bogin et al. (US6,192,455) and further in view of Hays et al (US6,356,989).

As per claims 8 and 19, the combination of Nakatsuka and Bogin discloses the claimed invention as detailed above in the previous paragraphs. However, the combination of Nakatsuka and Bogin does not specifically teach indexing a page directory based on a first portion of the virtual address to retrieve a page directory entry; indexing a page table based on the page directory and a second portion of the virtual address to retrieve a page table entry as at least part of the address as recited in the claims.

Art Unit: 2188

Hays discloses indexing a page directory based on a first portion of the virtual address to retrieve a page directory entry; indexing a page table based on the page directory and a second portion of the virtual address to retrieve a page table entry as at least part of the address [portion of the linear address is utilized to index to an entry in Page Directory 104; column 1, lines 45-58].

It would have been obvious to one of ordinary skill in the art, having the teachings of Nakatsuka and Bogin and Hays before him at the time the invention was made to modify the system of Nakatsuka and Bogin to include indexing a page directory based on a first portion of the virtual address to retrieve a page directory entry; indexing a page table based on the page directory and a second portion of the virtual address to retrieve a page table entry as at least part of the address because it would have avoided subsequent processing by the paging unit by providing starting address of the page frame and statistical information about the page [col. 1, lines 55-57] as taught by Hays.

As per claims 9 and 20, Nakatsuka discloses determining whether the page table entry is in video graphics memory space [column 9, lines 13-22].

As per claims 10, 11, 21 and 22, Hays discloses caching and translating the page directory entry, the page table entry, and a third portion of the virtual address as the address [column 1, lines 55-58].

Art Unit: 2188

Allowable Subject Matter

7. Claims 1, 6, 12 and 17 are allowed over the prior art of record.

8. The following is a statement of reasons for the indication of allowable subject matter:

The prior art of record does not teach or suggest a physical address after a first translation requires further translation and receiving a second physical page address and utilizing the second physical page address and a portion of the virtual address to produce another physical address in that both the first translation and the other second physical address are both stored in the same translation look-aside table in combination with the other elements set forth in the claimed invention.

Response to Arguments

9. Applicant's arguments filed October 17, 2003 have been fully considered but they are not persuasive. As to the remarks, applicant asserted that:

(a) The prior art of record does not teach or suggest a process in which a virtual address is first translated into an address.

Examiner respectfully traverses for the following reasons. Examiner would like to point out that Nakatsuka discloses translating a virtual address is first translated into an address as detailed in column 9, lines 5-12. It can be clearly seen that Nakatsuka

Page 6

Art Unit: 2188

discloses translating a virtual address (i.e., logical address or the processor) into an address (i.e., the picture logical address or physical address).

(b) The prior art of record does not teach determining whether the address corresponds to translation memory space.

Examiner respectfully traverses for the following reasons. Examiner would like to point out that Nakatsuka discloses determining whether the address corresponds to translation memory space as detailed in column 9, lines 13-22. It can be clearly seen that a determination unit is used to determine whether to translate the logical address into a physical address that belongs to a graphic region or a program region. Thus, the logical address can be converted into a tile type address if the address belongs to the graphic region or the logical address can be converted into a normal physical address if the address belongs to the program region.

(c) The prior art of record does not teach translating the address into another address when the address corresponds to translation memory space.

Examiner respectfully traverses for the following reasons. Examiner would like to point out that Nakatsuka discloses translating the address into another address when the address corresponds to translation memory space as detailed in column 9, lines 40-50. It can be clearly seen that the picture logical address [previously converted from the logical address of the processor in step (a)] can be further converted into a physical address to

Art Unit: 2188

allow the graphic processor 120 to access data. Thus, two translations are required to allow the graphic processor 120 to access data.

(d) Bogin does not teach or suggest a process in which a virtual address is first translated into an address.

Examiner respectfully traverses for the following reasons. Examiner would like to point out that Bogin discloses translating a virtual address is first translated into an address as detailed in column 2, lines 46-49. Applicant's arguments that Bogin teaches that in the event of a non-AGP request, no address translation is needed has no relevance to applicant's claimed invention since Bogin also teaches that a virtual to main memory address translation is performed for AGP request.

(e) Bogin does not teach or suggest that the translated address is stored in a translation look aside table when the address does not correspond to the translation memory space.

Examiner respectfully traverses for the following reasons. Examiner would like to point out that Bogin discloses that the translated address is stored in a translation look aside table when the address does not correspond to the translation memory space as detailed in column 3, lines 31-39, 55-65. It can be clearly seen that address reference not within the SMRAM 134 space is stored in the GTLB 141. Note that GTLB 141 is a cache buffer of translation table 143 as detailed in column 4, lines 46-51.

Art Unit: 2188

Conclusion

10. **THIS ACTION IS MADE FINAL**. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

11. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Pierre M. Vital whose telephone number is (703) 306-5839. The examiner can normally be reached on Mon-Fri, 8:30 am - 6:00 pm, alternate Friday off.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Mano Padmanabhan can be reached on (703) 306-2903. The fax phone number for the organization where this application or proceeding is assigned is (703) 746-7239.

Art Unit: 2188

Page 10

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703) 305-9000.

Bud

Pierre M. Vital Art Unit 2188 December 4, 2003 PRIMARY EXAMINER